-INTRODUCTION
Timepix3 is a brand new hybrid pixel ASIC developed by CERN within the Medipix Collaboration. It is a 256 by 256 square pixel readout chip of 55 µm side-length, for a total active area of 1.98 cm 2 . Pixels are organized in 128 double columns; each double column is divided in 64 blocks of 4 by 2 pixel groups called superpixels. The chip is developed to provide both timing and energy information about particles hitting the sensor area. Timepix3 is a general-purpose integrated circuit suitable for readout of both semiconductor detectors and gasfilled detectors. It provides information (individually for each pixel in the 256 by 256 matrix) about:
Time of Arrival (ToA) and fast Time of Arrival (fToA): information about the time at which the particle is detected, with a resolution of up to 1.56 ns; Time over Threshold (ToT) 
-TIMEPIX3 OVERVIEW

Timepix3 physical description and general requirements
The custom adapter board is the interface between the Timpepix3 chipboard and the FPGA card contained in the National Instruments™ hardware. The adapter used in the readout system is a modified Medipix3 one. Timepix3 and Medipix3 shares the same 68 pin VHDC connector, but some pins have different functionalities. A new mapping of the pin has been carried out by both hardware and software changes.
-CUSTOM ADAPTER BOARD
Merlin readout system Custom adapter board employed in the readout system
Merlin is a Medipix3 readout system developed by Diamond, represents the starting point for the development of the new Timepix3 readout system. It is based on a National Instruments™ PXI/FlexRIO system running a Xilinx Virtex5 FPGA.
Merlin system block diagram (image courtesy of Richard Plackett)
-MERLIN READOUT SYSTEM FOR TIMEPIX3
The 
-ACCESSING THE CHIP
From left to right, at the receiving side (data from Timepix3) the operations performed are:
IBUF: data are buffered in the FPGA bit by bit; SERDES DELAYED: data are organized groups of 10 bits, with a tunable delay; 8b10b DECODER: each 10bit group (8b10b encoded) is decoded to obtain the corresponding 8bit word using a Xilinx VHDL decoder (XAPP1112). FIFO36_72: groups the 8bit decoded words to form the 48 bit data packet; SYNC: analyzes data packets and provides control signals for the access state machine. As for the access state machine, the functioning of this chain is completely autonomous, there is no need for the final user to worry about how data are managed.
Receiving chain
-RECEIVING SIDE : DATA FROM TIMEPIX3
FPGA firmware: the high number of low level changes (VHDL) allows to use almost the same firmware used with Medipix3. It is organized in 9 parallel loops running at different rates, each one controls a different aspect of the system. HOST software: it is based on LabVIEW™ (graphical programming environment), contains the GUI, through which the user can setup the measurement, save results, run tests, change sensor parameters, load/save configuration files. Before showing results in form of an image, the host software analyzes data packets to extract pixels coordinates and measurement results. 
-FPGA FIRMWARE AND HOST SOFTWARE
Screenshot of the readout system GUI -Image obtained with test pulses and pixel masking
In the figure the equalization process result is shown. The equalization of the active matrix is needed to line up all the pixel thresholds: pixels are not exactly identical, so their responses may be different even if they share the same threshold value. It is done in two stages: 1) A global threshold is set for all the pixels; 2) A threshold scan is run to line up all the local thresholds, using the fine tuning DAC (trim, local threshold) inside each single pixel.
Equalization result
-EQUALIZATION
Characterization tests have been carried out using the Timepix3 internal test pulses generator circuit, because the available Timepix3 chip did not have a sensor bonded to it. Results obtained are in line with those of the CERN, the tested Timepix3 readout chip behaves as expected. 
-TEST AND CHARACTERIZATION RESULTS
The presented readout system is still under development, many issues have to be solved and some tasks have to be carried out: Develop a brand new adapter board for Timepix3; Implement hardware decoders for Gray and LFSR counters; Improve speed of decoding and displaying the image; Test system behaviour when signals are sent/received over long cables; Add Timepix3 functionalities to the GUI. 
-FUTURE WORK
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